Cell array of phase changeable memory device and method of operating the same

专利摘要:
PURPOSE: A cell array of a phase transition memory device and its operating method are provided to supply a high current to a variable resistor. CONSTITUTION: A plurality of memory devices are arranged on a matrix constituted with rows and columns on a semiconductor substrate, and each memory device comprises an access transistor and a variable resistor. Selection transistors(Ts) are arranged on one end of each row. A plurality of word lines(WL1-WLn) are connected to gate electrodes of the access transistors of each row and a gate electrode of the selection transistor in parallel. A plurality of bit lines(BL1-BLn) are connected to a variable resistor of each column in parallel. Source areas of the access transistors of each row are connected to a drain of the selection transistor on the same row.
公开号:KR20040072347A
申请号:KR1020030008797
申请日:2003-02-12
公开日:2004-08-18
发明作者:백승재
申请人:삼성전자주식회사；
IPC主号:

专利说明:

Cell array of phase change memory device and its operation method {CELL ARRAY OF PHASE CHANGEABLE MEMORY DEVICE AND METHOD OF OPERATING THE SAME}
[6] BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a nonvolatile memory device and a method of manufacturing the same, and more particularly, to phase change memory cells and a method of manufacturing the same.
[7] Nonvolatile memory devices are characterized in that the data stored therein is not destroyed even if their power supply is cut off. Such nonvolatile memory devices mainly employ flash memory cells having a stacked gate structure. The stacked gate structure includes a tunnel oxide layer, a floating gate, an inter-gate dielectric layer, and a control gate electrode sequentially stacked on a channel. Therefore, in order to improve the reliability and program efficiency of the flash memory cells, the film quality of the tunnel oxide film should be improved and the coupling ratio of the cells should be increased.
[8] Instead of the flash memory devices, new nonvolatile memory devices such as phase change memory devices have recently been proposed.
[9] 1 shows an equivalent circuit diagram of a unit cell of the phase change memory devices.
[10] Referring to FIG. 1, the phase change memory cell is composed of one access transistor T _A and one variable resistor C. As shown in FIG. The data electrode of the variable resistor C is connected in series to the bit line BL and the drain region of the access transistor Ta. The gate electrode of the access transistor Ta is connected to a word line WL. As a result, the equivalent circuit of the phase change memory cell is similar to the equivalent circuit diagram of the DRAM cell. However, the variable resistor includes a phase change material film, and the property of the phase change material film is completely different from that of the dielectric film adopted in the DRAM cell. That is, the phase change material film has two stable states according to temperature.
[11] 2 is an equivalent circuit diagram showing a part of a cell array of a conventional phase change memory device.
[12] Referring to FIG. 2, a cell array of a conventional phase change memory device includes a memory device including a variable resistor and an access transistor arranged in a matrix including rows and columns, and gate electrodes of the access transistors of each row are formed in a word line ( WL) in parallel, the source regions are grounded. In addition, the variable resistors in each column are connected in parallel to the bit line BL.
[13] The phase change material film of the variable resistor of the phase change memory element changes to an amorphous state when heated to a temperature higher than the melting point and then cooled, and changes to a crystalline state when heated after cooling to a temperature lower than the melting point but higher than the crystallization temperature. By applying a turn-on voltage to the selected word line WL and applying a bit line voltage to the selected bit line BL, the phase change material film of the selected memory device may be heated. In order to amorphousize the crystallized phase change material, a temperature above the melting point must be transferred to the phase change material in a short time. Therefore, it is required that the drain current amount of the access transistor of the phase conversion memory element is high. The drain current amount can be increased by increasing the channel width of the transistor or applying a high voltage to the gate electrode and the bit line. However, the above-described method has a problem of high power consumption and low integration of the cell array, but these problems cannot be solved in the conventional cell array structure.
[14] SUMMARY OF THE INVENTION The present invention has been made in an effort to provide a cell array of a phase change memory device capable of supplying a high current to a variable resistor and a method of operating the same.
[15] SUMMARY OF THE INVENTION The present invention has been made in an effort to provide a cell array of a phase conversion memory device capable of lowering power consumption and improving integration, and a method of operating the same.
[1] 1 shows an equivalent circuit diagram of a unit cell of the phase change memory devices.
[2] 2 is an equivalent circuit diagram showing a part of a cell array of a conventional phase change memory device.
[3] 3 is a graph for explaining a method of programming and erasing the phase change memory cells.
[4] 4 is a graph illustrating drain voltage and drain current of an access transistor.
[5] 5 is an equivalent circuit diagram illustrating a cell array of a phase change memory device according to a preferred embodiment of the present invention.
[16] In order to achieve the above technical problem, the present invention provides a cell array of phase change memory elements having row select transistors. This array includes a plurality of memory elements arranged on a semiconductor substrate. These memory elements are arranged in a matrix consisting of rows and columns, and are each composed of an access transistor and a variable resistor. Select transistors are disposed at one end of each row. The gate electrodes of the access transistors of each row and the gate electrode of the select transistor are connected in parallel to the word line. The variable resistors in each column are connected in parallel to the bit lines. The source regions of the access transistors of each row are connected in parallel to the drains of the selection transistors of the same row.
[17] The variable resistor is disposed between the bit line and the drain of the access transistor and is connected in series with the bit line and the access transistor. In the present invention, it is preferable that the selection transistor has a higher punch-through breakdown voltage than the access transistor. This can be accomplished by increasing the impurity concentration under the channel region of the selection transistor or by forming the channel length longer.
[18] In order to achieve the above technical problem, the present invention provides a method of operating a phase change memory device having a row select transistor. One feature of the present invention resides in the erasing operation of the phase change memory element. In the erasing operation of the device, the source region of the access transistor is grounded, a turn-on voltage is applied to the gate electrode of the access transistor, and an erase voltage is applied to the data electrode to make the variable resistor amorphous. The erase voltage may be a voltage at which a voltage higher than the punch-through voltage is induced in the drain region of the access transistor.
[19] Hereinafter, exemplary embodiments of the present invention will be described in detail with reference to the accompanying drawings. However, the present invention is not limited to the embodiments described herein and may be embodied in other forms. Rather, the embodiments introduced herein are provided to ensure that the disclosed subject matter is thorough and complete, and that the spirit of the present invention to those skilled in the art will fully convey. In the drawings, the thicknesses of layers and regions are exaggerated for clarity. In addition, where a layer is said to be "on" another layer or substrate, it may be formed directly on the other layer or substrate, or a third layer may be interposed therebetween. Portions denoted by like reference numerals denote like elements throughout the specification.
[20] 3 is a graph for explaining a method of programming and erasing the phase change memory cells. Here, the horizontal axis represents time T, and the vertical axis represents temperature TMP applied to the phase change material film.
[21] Referring to FIG. 3, when the phase change material film is cooled after being heated for a first duration T1 at a temperature higher than a melting temperature Tm, the phase change material film is in an amorphous state. (2). In contrast, the phase change material film is cooled after being heated for a second period T2 longer than the first period T1 at a temperature lower than the melting temperature Tm and higher than a crystallization temperature Tc. Then, the phase change material film is changed into a crystalline state (4). Here, the specific resistance of the phase change material film having an amorphous state is higher than that of the phase change material film having a crystalline state. Accordingly, by detecting the current flowing through the phase change material film in the read mode, it is possible to discriminate whether the information stored in the phase change memory cell is logic "1" or logic "0". As the phase change material film, a compound material layer (hereinafter, referred to as a 'GTS film') containing germanium (Ge), tellurium (Te), and stibium (Sb) is widely used.
[22] 4 is a graph illustrating drain voltage and drain current of an access transistor.
[23] As shown in FIG. 4, when a turn-on voltage, that is, a voltage higher than a threshold voltage, is applied to the gate electrode, when the drain voltage is increased, the drain current flows constantly to the saturation current Is, and then the drain voltage is increased. When the punch-through voltage (Vp) or more increases, the drain current rapidly increases. The present invention phase-converts the variable resistor using a current flowing at a drain voltage equal to or greater than the punch-through voltage Vp. However, in the conventional cell array as shown in FIG. 2, the punch-through phenomenon occurs in the non-selection access transistors connected in parallel to the bit line, and thus a cell array structure is required to prevent this.
[24] 5 is an equivalent circuit diagram illustrating a cell array of a phase change memory device according to a preferred embodiment of the present invention.
[25] Referring to FIG. 5, the cell array of the present invention is similar to the conventional cell array. However, the characteristics are clearly different.
[26] Similar to a conventional cell array, a plurality of memory elements are arranged in a matrix composed of rows and columns. The memory elements of each row are connected in parallel to the word line WL, and the memory elements of each column are connected in parallel to the bit line BL. Select transistors Ts are arranged at one end of each row. The word line is connected to the gate electrode of the access transistor and the selection transistor, and the bit line is connected to the data electrode of the variable resistor.
[27] In the cell array of the present invention, the source regions of the access transistors in each row are connected in parallel to the drain region of the select transistor Ts in the same row, and the source region of the select transistor Ts is grounded. The selection transistors Ts may be transistors having a higher punch-through breakdown voltage than access transistors. Therefore, the channel lengths of the selection transistors Ts may be longer than the channel lengths of the access transistors or have a high impurity concentration doped under the channel region.
[28] The operation method of the phase change memory device of the present invention can be divided into write, erase and read operations. Writing and erasing can be selected depending on whether the phase conversion film of the variable resistor is crystallized or amorphous. In the embodiment of the present invention, a write operation for crystallizing the phase change film and an erase operation for amorphousizing the phase change film are taken as examples. However, the write operation and the erase operation may be considered in reverse.
[29] As shown in FIG. 5, in order to crystallize the phase change film of the selected memory cell Cn, a turn-on voltage equal to or greater than a voltage at which the access transistor is turned on is applied to the selected word line WLn, and the selected bit line BLn is applied. Is applied to the write voltage. The write voltage is higher than a resistor threshold voltage, which is a voltage at which current can flow through the variable resistor, and is lower than a punchthrough voltage in which punchthrough occurs in the access transistor.
[30] In order to amorphousize the phase conversion film of the selected memory cell Cn, a turn-on voltage equal to or greater than a voltage at which the access transistor is turned on is applied to the selected word line WLn, and an erase voltage is applied to the selected bit line BLn. . The erase voltage is a voltage capable of inducing a voltage higher than the punchthrough voltage in the drain region of the access transistor so that a punchthrough phenomenon occurs in the access transistor. For example, assuming that the resistance of the variable resistor and the resistance of the access transistor are the same, the erase voltage should apply a voltage corresponding to twice the punch-through voltage.
[31] The read operation of the device can read data by applying a voltage lower than the voltage threshold voltage to the selected bit line and applying a turn-on voltage to the selected word line.
[32] This is not a problem in the write and read operations, but in the erase operation, the punch-through phenomenon occurs in the access transistor due to the voltage applied to the selected bit line WLn. All the variable resistors can be amorphous. However, in the cell array of the present invention, since the selection transistor Ts connected to the source region of the access transistor is disposed, only the selection transistor Tsn connected to the selected word line WLn is turned on, and the remaining selection transistors are turned on. It does not turn on. Therefore, the punch-through phenomenon occurs only in the selected memory cell.
[33] As described above, according to the present invention, a phase shift memory device is operated by using a punch-through current of an access transistor by disposing a selection transistor having a higher punch-through resistance than an access transistor in each row of the cell array arranged in a matrix. can do. Therefore, since it is not necessary to increase the channel width of the access transistor to increase the amount of current supplied to the variable resistor, the integration can be improved and power consumption can be reduced because it is not necessary to apply a high voltage to the word line.
[34] In addition, by using the selection transistor, power consumption due to the bit line voltage in the non-selection memory cell can be reduced.

权利要求:
Claims (8)
[1" claim-type="Currently amended] A plurality of storage elements arranged in a matrix composed of rows and columns on the semiconductor substrate, each of the access transistors and the variable resistors;
Select transistors disposed at one end of each row;
A plurality of word lines having the gate electrodes of the access transistors of the respective rows and the gate electrodes of the selection transistors connected in parallel; and
The variable resistor of each column includes a plurality of bit lines connected in parallel,
And source regions of the access transistors of each row are connected in parallel to a drain of a selection transistor of the same row.
[2" claim-type="Currently amended] According to claim 1,
In each of the above memory elements,
And said variable resistor is connected in series to a drain region of said access transistor and said bit line.
[3" claim-type="Currently amended] According to claim 1,
And said select transistor has a higher punch through breakdown voltage than said access transistor.
[4" claim-type="Currently amended] The method of claim 3, wherein
And the channel length of the selection transistor is longer than the channel length of the access transistor.
[5" claim-type="Currently amended] The method of claim 3, wherein
And a channel lower impurity concentration of the selection transistor is higher than a channel lower impurity concentration of the access transistor.
[6" claim-type="Currently amended] A method of operating a memory element comprising a data electrode, an access transistor having a punch-through voltage Vp, and a variable resistor having a phase change voltage Vt connected in series with the data electrode and a drain region of the access transistor. In
The source region of the access transistor is grounded,
Applying a turn-on voltage to the gate electrode of the access transistor,
And erasing the amorphous variable resistor by applying an erase voltage to the data electrode, wherein the erase voltage is a voltage that induces a voltage higher than a punch-through voltage Vp to the drain of the access transistor. Method of operation of phase change memory device.
[7" claim-type="Currently amended] The method of claim 6,
The write operation of the phase change memory element is
The source region of the access transistor is grounded,
Applying a turn-on voltage to the gate electrode of the access transistor,
And applying a write voltage higher than the resistor threshold voltage and lower than the punch-through voltage to the data electrode to crystallize the variable resistor.
[8" claim-type="Currently amended] The method of claim 6,
The read operation of the phase change memory element is
The source region of the access transistor is grounded,
Applying a turn-on voltage to the gate electrode of the access transistor,
And applying a read voltage lower than the resistor threshold voltage to the data electrode to sense a current flowing through the variable resistor.

类似技术:

---

公开号 | 公开日 | 专利标题

---

US9455301B2|2016-09-27|Setting channel voltages of adjustable resistance bit line structures using dummy word lines

---

US9385162B2|2016-07-05|Programmably reversible resistive device cells using CMOS logic processes

---

US10026782B2|2018-07-17|Implementation of VMCO area switching cell to VBL architecture

---

US9881970B2|2018-01-30|Programmable resistive devices using Finfet structures for selectors

---

US9019742B2|2015-04-28|Multiple-state one-time programmable | memory to function as multi-time programmable | memory

---

US20150294732A1|2015-10-15|Circuit and System of Using Junction Diode as Program Selector for One-Time Programmable Devices with Heat Sink

---

JP5678118B2|2015-02-25|Programming of normally single phase chalcogenide materials for use as memory or FPLA

---

US8389973B2|2013-03-05|Memory using tunneling field effect transistors

---

US7742331B2|2010-06-22|Nonvolatile semiconductor memory device and data erase/write method thereof

---

US7508695B2|2009-03-24|Nonvolatile semiconductor memory device and data writing method

---

KR101064832B1|2011-09-14|Memory device

---

EP1965391B1|2011-01-12|Non-volatile semiconductor memory device

---

US7037762B2|2006-05-02|Phase changeable memory devices having multi-level data storage elements and methods of fabricating the same

---

US5814853A|1998-09-29|Sourceless floating gate memory device and method of storing data

---

KR101097435B1|2011-12-23|Phase Changeable Memory Device Having Multi-leve And Method of Driving The Same

---

US7233522B2|2007-06-19|NAND memory array incorporating capacitance boosting of channel regions in unselected memory cells and method for operation of same

---

JP4718134B2|2011-07-06|Write driver circuit and write current application method in phase change memory device

---

JP4783002B2|2011-09-28|Semiconductor memory device

---

US7304885B2|2007-12-04|Phase change memories and/or methods of programming phase change memories using sequential reset control

---

KR100855585B1|2008-09-01|Resistive random access memory having common source line

---

US7221588B2|2007-05-22|Memory array incorporating memory cells arranged in NAND strings

---

US8427865B2|2013-04-23|Semiconductor storage device

---

EP1426966B1|2009-02-11|Nonvolatile memory cell and nonvolatile semiconductor memory device

---

KR100728586B1|2007-06-14|Memory cell, memory device and manufacturing method of memory cell

---

US7489552B2|2009-02-10|Semiconductor integrated circuit device

同族专利:

---

公开号 | 公开日

---

KR100560657B1|2006-03-16|

引用文献:

---

公开号 | 申请日 | 公开日 | 申请人 | 专利标题

---

法律状态:
2003-02-12|Application filed by 삼성전자주식회사

---

2003-02-12|Priority to KR1020030008797A

---

2004-08-18|Publication of KR20040072347A

---

2006-03-16|Application granted

---

2006-03-16|Publication of KR100560657B1

优先权:

---

申请号 | 申请日 | 专利标题

---

KR1020030008797A|KR100560657B1|2003-02-12|2003-02-12|Cell array of phase changeable memory device and method of operating the same|